Files
aligned
bare_metal
cast
cortex_m
cortex_m_rt
embedded_hal
nb
r0
stm32f103xx
adc1
adc2
afio
evcr
exticr1
exticr2
exticr3
exticr4
mapr
mapr2
bkp
can
can_btr
can_esr
can_fa1r
can_ffa1r
can_fm1r
can_fmr
can_fs1r
can_ier
can_mcr
can_msr
can_rdh0r
can_rdh1r
can_rdl0r
can_rdl1r
can_rdt0r
can_rdt1r
can_rf0r
can_rf1r
can_ri0r
can_ri1r
can_tdh0r
can_tdh1r
can_tdh2r
can_tdl0r
can_tdl1r
can_tdl2r
can_tdt0r
can_tdt1r
can_tdt2r
can_ti0r
can_ti1r
can_ti2r
can_tsr
f0r1
f0r2
f10r1
f10r2
f11r1
f11r2
f12r1
f12r2
f13r1
f13r2
f1r1
f1r2
f2r1
f2r2
f3r1
f3r2
f4r1
f4r2
f5r1
f5r2
f6r1
f6r2
f7r1
f7r2
f8r1
f8r2
f9r1
f9r2
crc
dac
cr
dhr12l1
dhr12l2
dhr12ld
dhr12r1
dhr12r2
dhr12rd
dhr8r1
dhr8r2
dhr8rd
dor1
dor2
swtrigr
dbg
dma1
ccr1
ccr2
ccr3
ccr4
ccr5
ccr6
ccr7
cmar1
cmar2
cmar3
cmar4
cmar5
cmar6
cmar7
cndtr1
cndtr2
cndtr3
cndtr4
cndtr5
cndtr6
cndtr7
cpar1
cpar2
cpar3
cpar4
cpar5
cpar6
cpar7
ifcr
isr
exti
flash
fsmc
bcr1
bcr2
bcr3
bcr4
btr1
btr2
btr3
btr4
bwtr1
bwtr2
bwtr3
bwtr4
eccr2
eccr3
patt2
patt3
patt4
pcr2
pcr3
pcr4
pio4
pmem2
pmem3
pmem4
sr2
sr3
sr4
gpioa
i2c1
iwdg
pwr
rcc
ahbenr
apb1enr
apb1rstr
apb2enr
apb2rstr
bdcr
cfgr
cir
cr
csr
rtc
sdio
arg
clkcr
cmd
dcount
dctrl
dlen
dtimer
fifo
fifocnt
icr
mask
power
resp2
resp3
resp4
respcmd
respi1
sta
spi1
tim1
arr
bdtr
ccer
ccmr1_input
ccmr1_output
ccmr2_input
ccmr2_output
ccr1
ccr2
ccr3
ccr4
cnt
cr1
cr2
dcr
dier
dmar
egr
psc
rcr
smcr
sr
tim10
arr
ccer
ccmr1_input
ccmr1_output
ccr1
cnt
cr1
cr2
dier
egr
psc
sr
tim2
arr
ccer
ccmr1_input
ccmr1_output
ccmr2_input
ccmr2_output
ccr1
ccr2
ccr3
ccr4
cnt
cr1
cr2
dcr
dier
dmar
egr
psc
smcr
sr
tim6
tim9
arr
ccer
ccmr1_input
ccmr1_output
ccr1
ccr2
cnt
cr1
cr2
dier
egr
psc
smcr
sr
uart4
uart5
usart1
usb
wwdg
stm32f103xx_hal
vcell
void
volatile_register
  1
  2
  3
  4
  5
  6
  7
  8
  9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
#[doc = r" Value read from the register"]
pub struct R {
    bits: u32,
}
#[doc = r" Value to write to the register"]
pub struct W {
    bits: u32,
}
impl super::EPR {
    #[doc = r" Modifies the contents of the register"]
    #[inline]
    pub fn modify<F>(&self, f: F)
    where
        for<'w> F: FnOnce(&R, &'w mut W) -> &'w mut W,
    {
        let bits = self.register.get();
        let r = R { bits: bits };
        let mut w = W { bits: bits };
        f(&r, &mut w);
        self.register.set(w.bits);
    }
    #[doc = r" Reads the contents of the register"]
    #[inline]
    pub fn read(&self) -> R {
        R {
            bits: self.register.get(),
        }
    }
    #[doc = r" Writes to the register"]
    #[inline]
    pub fn write<F>(&self, f: F)
    where
        F: FnOnce(&mut W) -> &mut W,
    {
        let mut w = W::reset_value();
        f(&mut w);
        self.register.set(w.bits);
    }
    #[doc = r" Writes the reset value to the register"]
    #[inline]
    pub fn reset(&self) {
        self.write(|w| w)
    }
}
#[doc = r" Value of the field"]
pub struct EAR {
    bits: u8,
}
impl EAR {
    #[doc = r" Value of the field as raw bits"]
    #[inline]
    pub fn bits(&self) -> u8 {
        self.bits
    }
}
#[doc = r" Value of the field"]
pub struct STAT_TXR {
    bits: u8,
}
impl STAT_TXR {
    #[doc = r" Value of the field as raw bits"]
    #[inline]
    pub fn bits(&self) -> u8 {
        self.bits
    }
}
#[doc = r" Value of the field"]
pub struct DTOG_TXR {
    bits: bool,
}
impl DTOG_TXR {
    #[doc = r" Value of the field as raw bits"]
    #[inline]
    pub fn bit(&self) -> bool {
        self.bits
    }
    #[doc = r" Returns `true` if the bit is clear (0)"]
    #[inline]
    pub fn bit_is_clear(&self) -> bool {
        !self.bit()
    }
    #[doc = r" Returns `true` if the bit is set (1)"]
    #[inline]
    pub fn bit_is_set(&self) -> bool {
        self.bit()
    }
}
#[doc = r" Value of the field"]
pub struct CTR_TXR {
    bits: bool,
}
impl CTR_TXR {
    #[doc = r" Value of the field as raw bits"]
    #[inline]
    pub fn bit(&self) -> bool {
        self.bits
    }
    #[doc = r" Returns `true` if the bit is clear (0)"]
    #[inline]
    pub fn bit_is_clear(&self) -> bool {
        !self.bit()
    }
    #[doc = r" Returns `true` if the bit is set (1)"]
    #[inline]
    pub fn bit_is_set(&self) -> bool {
        self.bit()
    }
}
#[doc = r" Value of the field"]
pub struct EP_KINDR {
    bits: bool,
}
impl EP_KINDR {
    #[doc = r" Value of the field as raw bits"]
    #[inline]
    pub fn bit(&self) -> bool {
        self.bits
    }
    #[doc = r" Returns `true` if the bit is clear (0)"]
    #[inline]
    pub fn bit_is_clear(&self) -> bool {
        !self.bit()
    }
    #[doc = r" Returns `true` if the bit is set (1)"]
    #[inline]
    pub fn bit_is_set(&self) -> bool {
        self.bit()
    }
}
#[doc = "Possible values of the field `EP_TYPE`"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum EP_TYPER {
    #[doc = "This endpoint is a bulk endpoint"]
    BULK,
    #[doc = "This endpoint is a control endpoint"]
    CONTROL,
    #[doc = "This endpoint is an isochronous endpoint"]
    ISO,
    #[doc = "This endpoint is an interrupt endpoint"]
    INTERRUPT,
}
impl EP_TYPER {
    #[doc = r" Value of the field as raw bits"]
    #[inline]
    pub fn bits(&self) -> u8 {
        match *self {
            EP_TYPER::BULK => 0,
            EP_TYPER::CONTROL => 1,
            EP_TYPER::ISO => 2,
            EP_TYPER::INTERRUPT => 3,
        }
    }
    #[allow(missing_docs)]
    #[doc(hidden)]
    #[inline]
    pub fn _from(value: u8) -> EP_TYPER {
        match value {
            0 => EP_TYPER::BULK,
            1 => EP_TYPER::CONTROL,
            2 => EP_TYPER::ISO,
            3 => EP_TYPER::INTERRUPT,
            _ => unreachable!(),
        }
    }
    #[doc = "Checks if the value of the field is `BULK`"]
    #[inline]
    pub fn is_bulk(&self) -> bool {
        *self == EP_TYPER::BULK
    }
    #[doc = "Checks if the value of the field is `CONTROL`"]
    #[inline]
    pub fn is_control(&self) -> bool {
        *self == EP_TYPER::CONTROL
    }
    #[doc = "Checks if the value of the field is `ISO`"]
    #[inline]
    pub fn is_iso(&self) -> bool {
        *self == EP_TYPER::ISO
    }
    #[doc = "Checks if the value of the field is `INTERRUPT`"]
    #[inline]
    pub fn is_interrupt(&self) -> bool {
        *self == EP_TYPER::INTERRUPT
    }
}
#[doc = r" Value of the field"]
pub struct SETUPR {
    bits: bool,
}
impl SETUPR {
    #[doc = r" Value of the field as raw bits"]
    #[inline]
    pub fn bit(&self) -> bool {
        self.bits
    }
    #[doc = r" Returns `true` if the bit is clear (0)"]
    #[inline]
    pub fn bit_is_clear(&self) -> bool {
        !self.bit()
    }
    #[doc = r" Returns `true` if the bit is set (1)"]
    #[inline]
    pub fn bit_is_set(&self) -> bool {
        self.bit()
    }
}
#[doc = r" Value of the field"]
pub struct STAT_RXR {
    bits: u8,
}
impl STAT_RXR {
    #[doc = r" Value of the field as raw bits"]
    #[inline]
    pub fn bits(&self) -> u8 {
        self.bits
    }
}
#[doc = r" Value of the field"]
pub struct DTOG_RXR {
    bits: bool,
}
impl DTOG_RXR {
    #[doc = r" Value of the field as raw bits"]
    #[inline]
    pub fn bit(&self) -> bool {
        self.bits
    }
    #[doc = r" Returns `true` if the bit is clear (0)"]
    #[inline]
    pub fn bit_is_clear(&self) -> bool {
        !self.bit()
    }
    #[doc = r" Returns `true` if the bit is set (1)"]
    #[inline]
    pub fn bit_is_set(&self) -> bool {
        self.bit()
    }
}
#[doc = r" Value of the field"]
pub struct CTR_RXR {
    bits: bool,
}
impl CTR_RXR {
    #[doc = r" Value of the field as raw bits"]
    #[inline]
    pub fn bit(&self) -> bool {
        self.bits
    }
    #[doc = r" Returns `true` if the bit is clear (0)"]
    #[inline]
    pub fn bit_is_clear(&self) -> bool {
        !self.bit()
    }
    #[doc = r" Returns `true` if the bit is set (1)"]
    #[inline]
    pub fn bit_is_set(&self) -> bool {
        self.bit()
    }
}
#[doc = r" Proxy"]
pub struct _EAW<'a> {
    w: &'a mut W,
}
impl<'a> _EAW<'a> {
    #[doc = r" Writes raw bits to the field"]
    #[inline]
    pub fn bits(self, value: u8) -> &'a mut W {
        const MASK: u8 = 15;
        const OFFSET: u8 = 0;
        self.w.bits &= !((MASK as u32) << OFFSET);
        self.w.bits |= ((value & MASK) as u32) << OFFSET;
        self.w
    }
}
#[doc = r" Proxy"]
pub struct _STAT_TXW<'a> {
    w: &'a mut W,
}
impl<'a> _STAT_TXW<'a> {
    #[doc = r" Writes raw bits to the field"]
    #[inline]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        const MASK: u8 = 3;
        const OFFSET: u8 = 4;
        self.w.bits &= !((MASK as u32) << OFFSET);
        self.w.bits |= ((value & MASK) as u32) << OFFSET;
        self.w
    }
}
#[doc = r" Proxy"]
pub struct _DTOG_TXW<'a> {
    w: &'a mut W,
}
impl<'a> _DTOG_TXW<'a> {
    #[doc = r" Sets the field bit"]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r" Clears the field bit"]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r" Writes raw bits to the field"]
    #[inline]
    pub fn bit(self, value: bool) -> &'a mut W {
        const MASK: bool = true;
        const OFFSET: u8 = 6;
        self.w.bits &= !((MASK as u32) << OFFSET);
        self.w.bits |= ((value & MASK) as u32) << OFFSET;
        self.w
    }
}
#[doc = r" Proxy"]
pub struct _CTR_TXW<'a> {
    w: &'a mut W,
}
impl<'a> _CTR_TXW<'a> {
    #[doc = r" Sets the field bit"]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r" Clears the field bit"]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r" Writes raw bits to the field"]
    #[inline]
    pub fn bit(self, value: bool) -> &'a mut W {
        const MASK: bool = true;
        const OFFSET: u8 = 7;
        self.w.bits &= !((MASK as u32) << OFFSET);
        self.w.bits |= ((value & MASK) as u32) << OFFSET;
        self.w
    }
}
#[doc = r" Proxy"]
pub struct _EP_KINDW<'a> {
    w: &'a mut W,
}
impl<'a> _EP_KINDW<'a> {
    #[doc = r" Sets the field bit"]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r" Clears the field bit"]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r" Writes raw bits to the field"]
    #[inline]
    pub fn bit(self, value: bool) -> &'a mut W {
        const MASK: bool = true;
        const OFFSET: u8 = 8;
        self.w.bits &= !((MASK as u32) << OFFSET);
        self.w.bits |= ((value & MASK) as u32) << OFFSET;
        self.w
    }
}
#[doc = "Values that can be written to the field `EP_TYPE`"]
pub enum EP_TYPEW {
    #[doc = "This endpoint is a bulk endpoint"]
    BULK,
    #[doc = "This endpoint is a control endpoint"]
    CONTROL,
    #[doc = "This endpoint is an isochronous endpoint"]
    ISO,
    #[doc = "This endpoint is an interrupt endpoint"]
    INTERRUPT,
}
impl EP_TYPEW {
    #[allow(missing_docs)]
    #[doc(hidden)]
    #[inline]
    pub fn _bits(&self) -> u8 {
        match *self {
            EP_TYPEW::BULK => 0,
            EP_TYPEW::CONTROL => 1,
            EP_TYPEW::ISO => 2,
            EP_TYPEW::INTERRUPT => 3,
        }
    }
}
#[doc = r" Proxy"]
pub struct _EP_TYPEW<'a> {
    w: &'a mut W,
}
impl<'a> _EP_TYPEW<'a> {
    #[doc = r" Writes `variant` to the field"]
    #[inline]
    pub fn variant(self, variant: EP_TYPEW) -> &'a mut W {
        {
            self.bits(variant._bits())
        }
    }
    #[doc = "This endpoint is a bulk endpoint"]
    #[inline]
    pub fn bulk(self) -> &'a mut W {
        self.variant(EP_TYPEW::BULK)
    }
    #[doc = "This endpoint is a control endpoint"]
    #[inline]
    pub fn control(self) -> &'a mut W {
        self.variant(EP_TYPEW::CONTROL)
    }
    #[doc = "This endpoint is an isochronous endpoint"]
    #[inline]
    pub fn iso(self) -> &'a mut W {
        self.variant(EP_TYPEW::ISO)
    }
    #[doc = "This endpoint is an interrupt endpoint"]
    #[inline]
    pub fn interrupt(self) -> &'a mut W {
        self.variant(EP_TYPEW::INTERRUPT)
    }
    #[doc = r" Writes raw bits to the field"]
    #[inline]
    pub fn bits(self, value: u8) -> &'a mut W {
        const MASK: u8 = 3;
        const OFFSET: u8 = 9;
        self.w.bits &= !((MASK as u32) << OFFSET);
        self.w.bits |= ((value & MASK) as u32) << OFFSET;
        self.w
    }
}
#[doc = r" Proxy"]
pub struct _SETUPW<'a> {
    w: &'a mut W,
}
impl<'a> _SETUPW<'a> {
    #[doc = r" Sets the field bit"]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r" Clears the field bit"]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r" Writes raw bits to the field"]
    #[inline]
    pub fn bit(self, value: bool) -> &'a mut W {
        const MASK: bool = true;
        const OFFSET: u8 = 11;
        self.w.bits &= !((MASK as u32) << OFFSET);
        self.w.bits |= ((value & MASK) as u32) << OFFSET;
        self.w
    }
}
#[doc = r" Proxy"]
pub struct _STAT_RXW<'a> {
    w: &'a mut W,
}
impl<'a> _STAT_RXW<'a> {
    #[doc = r" Writes raw bits to the field"]
    #[inline]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        const MASK: u8 = 3;
        const OFFSET: u8 = 12;
        self.w.bits &= !((MASK as u32) << OFFSET);
        self.w.bits |= ((value & MASK) as u32) << OFFSET;
        self.w
    }
}
#[doc = r" Proxy"]
pub struct _DTOG_RXW<'a> {
    w: &'a mut W,
}
impl<'a> _DTOG_RXW<'a> {
    #[doc = r" Sets the field bit"]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r" Clears the field bit"]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r" Writes raw bits to the field"]
    #[inline]
    pub fn bit(self, value: bool) -> &'a mut W {
        const MASK: bool = true;
        const OFFSET: u8 = 14;
        self.w.bits &= !((MASK as u32) << OFFSET);
        self.w.bits |= ((value & MASK) as u32) << OFFSET;
        self.w
    }
}
#[doc = r" Proxy"]
pub struct _CTR_RXW<'a> {
    w: &'a mut W,
}
impl<'a> _CTR_RXW<'a> {
    #[doc = r" Sets the field bit"]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r" Clears the field bit"]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r" Writes raw bits to the field"]
    #[inline]
    pub fn bit(self, value: bool) -> &'a mut W {
        const MASK: bool = true;
        const OFFSET: u8 = 15;
        self.w.bits &= !((MASK as u32) << OFFSET);
        self.w.bits |= ((value & MASK) as u32) << OFFSET;
        self.w
    }
}
impl R {
    #[doc = r" Value of the register as raw bits"]
    #[inline]
    pub fn bits(&self) -> u32 {
        self.bits
    }
    #[doc = "Bits 0:3 - Endpoint address"]
    #[inline]
    pub fn ea(&self) -> EAR {
        let bits = {
            const MASK: u8 = 15;
            const OFFSET: u8 = 0;
            ((self.bits >> OFFSET) & MASK as u32) as u8
        };
        EAR { bits }
    }
    #[doc = "Bits 4:5 - Status bits, for transmission transfers"]
    #[inline]
    pub fn stat_tx(&self) -> STAT_TXR {
        let bits = {
            const MASK: u8 = 3;
            const OFFSET: u8 = 4;
            ((self.bits >> OFFSET) & MASK as u32) as u8
        };
        STAT_TXR { bits }
    }
    #[doc = "Bit 6 - Data Toggle, for transmission transfers"]
    #[inline]
    pub fn dtog_tx(&self) -> DTOG_TXR {
        let bits = {
            const MASK: bool = true;
            const OFFSET: u8 = 6;
            ((self.bits >> OFFSET) & MASK as u32) != 0
        };
        DTOG_TXR { bits }
    }
    #[doc = "Bit 7 - Correct Transfer for transmission"]
    #[inline]
    pub fn ctr_tx(&self) -> CTR_TXR {
        let bits = {
            const MASK: bool = true;
            const OFFSET: u8 = 7;
            ((self.bits >> OFFSET) & MASK as u32) != 0
        };
        CTR_TXR { bits }
    }
    #[doc = "Bit 8 - Endpoint kind"]
    #[inline]
    pub fn ep_kind(&self) -> EP_KINDR {
        let bits = {
            const MASK: bool = true;
            const OFFSET: u8 = 8;
            ((self.bits >> OFFSET) & MASK as u32) != 0
        };
        EP_KINDR { bits }
    }
    #[doc = "Bits 9:10 - Endpoint type"]
    #[inline]
    pub fn ep_type(&self) -> EP_TYPER {
        EP_TYPER::_from({
            const MASK: u8 = 3;
            const OFFSET: u8 = 9;
            ((self.bits >> OFFSET) & MASK as u32) as u8
        })
    }
    #[doc = "Bit 11 - Setup transaction completed"]
    #[inline]
    pub fn setup(&self) -> SETUPR {
        let bits = {
            const MASK: bool = true;
            const OFFSET: u8 = 11;
            ((self.bits >> OFFSET) & MASK as u32) != 0
        };
        SETUPR { bits }
    }
    #[doc = "Bits 12:13 - Status bits, for reception transfers"]
    #[inline]
    pub fn stat_rx(&self) -> STAT_RXR {
        let bits = {
            const MASK: u8 = 3;
            const OFFSET: u8 = 12;
            ((self.bits >> OFFSET) & MASK as u32) as u8
        };
        STAT_RXR { bits }
    }
    #[doc = "Bit 14 - Data Toggle, for reception transfers"]
    #[inline]
    pub fn dtog_rx(&self) -> DTOG_RXR {
        let bits = {
            const MASK: bool = true;
            const OFFSET: u8 = 14;
            ((self.bits >> OFFSET) & MASK as u32) != 0
        };
        DTOG_RXR { bits }
    }
    #[doc = "Bit 15 - Correct transfer for reception"]
    #[inline]
    pub fn ctr_rx(&self) -> CTR_RXR {
        let bits = {
            const MASK: bool = true;
            const OFFSET: u8 = 15;
            ((self.bits >> OFFSET) & MASK as u32) != 0
        };
        CTR_RXR { bits }
    }
}
impl W {
    #[doc = r" Reset value of the register"]
    #[inline]
    pub fn reset_value() -> W {
        W { bits: 0 }
    }
    #[doc = r" Writes raw bits to the register"]
    #[inline]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.bits = bits;
        self
    }
    #[doc = "Bits 0:3 - Endpoint address"]
    #[inline]
    pub fn ea(&mut self) -> _EAW {
        _EAW { w: self }
    }
    #[doc = "Bits 4:5 - Status bits, for transmission transfers"]
    #[inline]
    pub fn stat_tx(&mut self) -> _STAT_TXW {
        _STAT_TXW { w: self }
    }
    #[doc = "Bit 6 - Data Toggle, for transmission transfers"]
    #[inline]
    pub fn dtog_tx(&mut self) -> _DTOG_TXW {
        _DTOG_TXW { w: self }
    }
    #[doc = "Bit 7 - Correct Transfer for transmission"]
    #[inline]
    pub fn ctr_tx(&mut self) -> _CTR_TXW {
        _CTR_TXW { w: self }
    }
    #[doc = "Bit 8 - Endpoint kind"]
    #[inline]
    pub fn ep_kind(&mut self) -> _EP_KINDW {
        _EP_KINDW { w: self }
    }
    #[doc = "Bits 9:10 - Endpoint type"]
    #[inline]
    pub fn ep_type(&mut self) -> _EP_TYPEW {
        _EP_TYPEW { w: self }
    }
    #[doc = "Bit 11 - Setup transaction completed"]
    #[inline]
    pub fn setup(&mut self) -> _SETUPW {
        _SETUPW { w: self }
    }
    #[doc = "Bits 12:13 - Status bits, for reception transfers"]
    #[inline]
    pub fn stat_rx(&mut self) -> _STAT_RXW {
        _STAT_RXW { w: self }
    }
    #[doc = "Bit 14 - Data Toggle, for reception transfers"]
    #[inline]
    pub fn dtog_rx(&mut self) -> _DTOG_RXW {
        _DTOG_RXW { w: self }
    }
    #[doc = "Bit 15 - Correct transfer for reception"]
    #[inline]
    pub fn ctr_rx(&mut self) -> _CTR_RXW {
        _CTR_RXW { w: self }
    }
}